收藏本站
1.
2.
3.
4.
The maximum load on – IOCS16 is 1 LSTTL with a 50pF total load.
t 0 is the minimum total cycle time, t 2 is the minimum command active time, and t 2i is the minimum command recovery time
or command inactive time. The actual cycle time equals the sum of the actual command inactive time. The three timing
requirements of t0, t 2 , and t 2i have to be met. The requirement is greater than the sum of t 2 and t 2i . This means a host
implementation can ensure that t0 is equal to or greater than the value reported in the devices identify drive
implementation should support any legal host implementation.
This parameter specifies the time from the falling edge of – IORD to the moment when the drive (tri-state).
t 7 and t 8 apply only to modes 0, 1 and 2. The – IOCS16 signal is not valid for other modes.
6.2 MDMA Mode
Figure 2: True IDE Multi-Word DMA Mode Read/Write waveforms
– DMARQ
– DMACK
Table 20: True IDE Multi-Word DMA Mode Read/Write timing
t 0
t D
t KR
t KW
Parameter
Cycle time (min)
-IORD / -IOWR asserted width (min)
-IORD data access (max)
-IORD data hold (min)
-IORD/-IOWR data setup (min)
-IOWR data hold (min)
DMACK to – IORD/-IOWR setup (min)
-IORD / -IOWR to – DMACK hold (min)
-IORD Low width (min)
-IOWR Low width (min)
-IORD to DMARQ delay (max)
-IOWR to DMARQ delay (max)
CS(1:0) valid to – IORD / -IOWR
CS(1:0) hold
Symbol
(1)
(1)
t E
t F
t G
t H
t I
t J
(1)
(1)
t LR
t LW
t M
t N
Mode 0
(ns)
480
215
150
5
100
20
0
20
50
215
120
40
50
15
1
(ns)
150
80
60
5
30
15
0
5
50
50
40
40
30
10
2
(ns)
120
70
50
5
20
10
0
5
25
25
35
35
25
10
-DMACK t Z 20 25 25
1. t 0 is the minimum total cycle time. T D is the minimum command active time. T KR and t KW are the minimum command
recovery time or command inactive time for input and output cycles, respectively. The actual cycle time is the sum of the
actual command active time and the actual command inactive time. The timing requirements of t 0 , t D , t KR , and t KW must be
respected. T 0 is higher than t D + t KR or t D + t KW , for input and output cycles respectively. This means the host can lengthen
either t D or t KR /t KW , or both, to ensure that t 0 is equal to or higher than the value reported in the devices identify device
data. A Drive implementation shall support any legal host implementation.
Swissbit AG
Industriestrasse 4
Swissbit reserves the right to change products or specifications without notice.
Revision: 1.00
CH-9552 Bronschhofen
Switzerland
www.swissbit.com
industrial@swissbit.com
P-120_data_sheet_PA-QxBO_Rev100.doc
Page 13 of 76
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*
相关PDF资料
SFPK-SL CONN SFP CAGE
SFSA16GBV1BR4TO-I-QT-226-STD FLASH SLC UDMA/MDMA/PIO 16GB
SFSA32GBQ1BR8TO-I-QT-226-STD FLASH SLC UDMA/MDMA/PIO 32GB
SFSA32GBU1BR4TO-I-NC-216-STD FLASH X-200M SLC MSATA 32GB
SFSA32GBV1BR4TO-I-NC-216-STD FLASH X-200S SLC SLIM SATA 32GB
SFSA64GBQ1BR8TO-I-NC-216-STD FLASH SSD UDMA IND 2.5" 64GB
SFSO4404NR FEMALE SCREWLOCK 4-40 .197"
SFW22R-1STE1 SFW22R-1STE1-FFC/FPC CONN
相关代理商/技术参数
SFPA32GBQ1BO8TO-I-QT-243-STD 制造商:SWISSBIT NA INC 功能描述:FLASH
SFPA36AT0250 制造商:General Electric Company 功能描述:SFP 3P 600V 250A
SFPA4096Q1BO2TO-C-DT-243-STD 制造商:SWISSBIT NA INC 功能描述:FLASH
SFPA4096Q1BO2TO-I-DT-223-STD 功能描述:FLASH SSD SMART UDMA 2.5" 4GB RoHS:是 类别:计算机，办公室 - 元件，配件 >> 固态硬盘驱动器 系列:P-120 标准包装:1 系列:- 存储容量:64GB 存储器类型:闪存 - NAND 其它名称:VL 64 GB SSHD KITVL64GBSSHDKIT
SFPA4096Q1BO2TO-I-DT-243-STD 制造商:SWISSBIT NA INC 功能描述:FLASH
SFPA-53 制造商:未知厂家 制造商全称:未知厂家 功能描述:Schottky Barrier Diodes
SFPA-63 制造商:SANKEN 制造商全称:Sanken electric 功能描述:Schottky Barrier Diodes (Surface Mount) 30V
SFPA-73 制造商:未知厂家 制造商全称:未知厂家 功能描述:Schottky Barrier Diodes